

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

J92 MLB NEWARK - DVT

11/21/2014

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

Page	Contents	Sync	Date
1	Table of Contents	MASTER	
2	BOM Configuration	J43_MLB	10/24/2012
3	J92 BOM Variants	J43_MLB	10/24/2012
4	PD PARTS	J43_MLB	10/24/2012
5	CPU GFX/DC TEST	J92_WILL	04/10/2013
6	CPU Misc/JTAG/CFG/RSVD	J92_WILL	04/10/2013
7	CPU DDR3/LPDDR3 Interfaces	J92_LS_MLB	07/17/2013
8	CPU/PCH POWER	J92_DEVMLB	10/01/2013
9	CPU/PCH GROUNDS	J92_WILL	04/10/2013
10	CPU Decoupling	J92_DEVMLB	10/01/2013
11	PCH Decoupling	J92_DEVMLB	09/23/2013
12	PCH Audio/JTAG/SATA/CLK	J92_WILL	04/10/2013
13	PCH PM/PCI/GFX	J92_WILL	04/10/2013
14	PCH PCIe/USB/LPC/SPI/SMBus	J92_DEVMLB	06/28/2013
15	PCH GPIO/MISC/LPIO	J92_DEVMLB	08/14/2013
16	CPU/PCH Merged XDP	J92_DEVMLB	09/16/2013
17	Chipset Support	J92_DEVMLB	06/28/2013
18	Project Chipset Support	J92_DEVMLB	08/01/2013
19	LPDDR3 VREF MARGINING	J92_DEVMLB	06/28/2013
20	LPDDR3 DRAM Channel A (0-63)	(MASTER)	(MASTER)
21	LPDDR3 DRAM Channel B (0-63)	(MASTER)	(MASTER)
22	WIFI/BT: MODULE	J72_MLB	11/13/2012
23	SSD Support	J92_DEVMLB	09/11/2013
24	Camera 1 of 2	J92_DEVMLB	07/24/2013
25	Camera 2 of 2	J92_DEVMLB	10/10/2013
26	Low Speed MUXing	J92_DEVMLB	07/08/2014
27	High Speed MUXing	DEV_MLB	04/17/2014
28	Host Port Micro	DEV_LIO	04/30/2014
29	E85 FLEX CONNECTOR	DEV_MLB	04/17/2014
30	Keyboard & Trackpad Conn	J92_DEVMLB	03/26/2014
31	SMC	J92_DEVMLB	10/11/2013
32	SMC Shared Support	J92_DEVMLB	10/11/2013
33	SMC Project Support	J43_MLB	10/24/2012
34	SMBus Connections	J43_MLB	10/24/2012
35	Voltage & Current Sensing	J92_DEVMLB	02/07/2014
36	Temperature Sensing	J92_DEVMLB	09/12/2013
37	SPI+SWD Debug Connector	J92_DEVMLB	07/23/2013

Page		Contents	Sync	Date
38	63	Audio:Left Speaker Amps	J92_DEVHLB	09/19/2013
39	64	Audio:Right Speaker Amps	J92_DEVHLB	09/19/2013
40	67	AUDIO: CONNECTORS	CARA_J92	04/17/2014
41	69	Battery Connector	J43_MLB	10/24/2012
42	70	3.3V G3Hot Regulator	J92_WILL	02/04/2013
43	71	PBus Supply & Battery Charger	J92_DEVHLB	04/04/2014
44	72	CPU VR12.6 VCC Regulator IC	J43_MLB	10/09/2012
45	73	CPU VR12.5 VCC Power Stage	DEV_MLB	04/17/2014
46	74	LPDDR3 Supply	J92_DEVHLB	04/04/2014
47	75	5V & 3.3V Power Supplies	DEV_MLB	04/17/2014
48	76	1.05V S0 Power Supply	J92_DEVHLB	04/04/2014
49	77	LCD Backlight Driver	J92_DEVHLB	10/01/2013
50	78	Misc Power Supplies	J92_DEVHLB	04/04/2014
51	80	Power FETs	J92_DEVHLB	07/24/2013
52	81	Power Control	J92_DEVHLB	09/20/2013
53	83	eDP Display Connector	J92_DEVHLB	09/25/2013
54	84	SSD Controller (1 of 4)	J92_SSD	02/11/2014
55	85	SSD Controller (2 of 4)	J92_DEVHLB	10/10/2013
56	86	SSD Controller (3 of 4)	J92_SSD	02/11/2014
57	87	SSD Controller (4 of 4)	J92_DEVHLB	10/10/2013
58	88	SSD NAND Flash & ROM	J92_SSD	10/07/2013
59	89	SSD SR, Power, & Debug	J92_DEVHLB	02/12/2014
60	100	Power Aliases	J43_MLB	10/24/2012
61	102	Memory Signal Swaps	(MASTER)	(MASTER)
62	103	J92 Signal Aliases	J92_DEVHLB	07/08/2014
63	104	Func Test / No Test	J92_DEVHLB	07/08/2014
64	105	Project FCT/NC/Aliases	J41_MLB	10/24/2012
65	110	PCB Rule Definitions	J43_MLB	10/24/2012
66	111	CPU Constraints	J92_DEVHLB	07/08/2014
67	112	PCH Constraints 1	DEV_MLB	04/17/2014
68	113	PCH Constraints 2	DEV_MLB	04/17/2014
69	114	Memory Constraints	J92_LS_MLB	05/07/2013
70	115	NAND CONSTRAINTS	MASTER	11/16/2011
71	116	Camera Constraints	J92_DEVHLB	08/01/2013
72	117	SMC Constraints	J92_DEVHLB	09/11/2013
73	118	Project Specific Constraints	J92_DEVHLB	04/08/2014
74	120	Reference	J92_DEVHLB	07/15/2013
75	130	Debug Support	MASTER	MASTER


ALIASES RESOLVED


PRODUCT SAFETY REQUIREMENTS:
PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.
PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE
NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-00107	1	SCHEM,MLB-NEWARK,J92	SCH	CRITICAL	
820-00045	1	PCBF,MLB-NEWARK,J92	PCB	CRITICAL	

www.schematic-x.blogspot.com

DRAWING TITLE		DRAWING NUMBER		SIZE
PART DESCRIPTION		SCH_NUM		D
 Apple Inc.		E4LABEL		REVISION
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE		1 OF 130
		SHEET		1 OF 75



8

7

6

5

4

3

2



1

D

C

B

A



D

C

B


A


D

C

B


A






A

B







All Intel recommendations from Intel doc #503160 Shark Bay Ultrabook Platform Power Delivery Design Guide Rev 0.9 unless stated otherwise

CPU VCC Decoupling

Intel recommendation (Table 5-1):	23x 22uF 0805 stuff, 7x 22uF 0805 nostuff
Apple implementation	: 16x 10uF 0402 stuff, 12x 10uF 0402 nostuff


60 45 35 8 PPVCC S0 CPU





CPU VDDQ DECOUPLING

Intel recommendation (Table 5-4): 2x 2.2uF 0402, 6x 10uF 0603
Apple implementation : 2x 2.2uF 0402, 6x 10uF 0402


59 52 46 21 20 19 8 PP1V2 S3
69 60





SYNC MASTER=J92 DEVMLB		SYNC DATE=10/01/2013	
PAGE TITLE			
CPU Decoupling			
	Apple Inc.	DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	10 OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	10 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0
as well as from clarification email, from Srinii, dated 9/10/2012 2:11pm.


SYNC MASTER=J92 DEVMLB		SYNC DATE=09/23/2013	
PAGE TITLE			
PCH Decoupling			
	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		<BRANCH>	
PAGE		12 OF 130	
SHEET		11 OF 75	











Extra BPM Probepoints

- XDP_BPM_L<2> PP1802
- XDP_BPM_L<3> PP1803
- XDP_BPM_L<4> PP1804
- XDP_BPM_L<5> PP1805
- XDP_BPM_L<6> PP1806
- XDP_BPM_L<7> PP1807

Merged (CPU/PCH) Micro2-XDP

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

Extra XDP Probepoints

- XDP_CPU_TDO R1810 51 1 2 5% 1/20W MF 201
- XDP_CPU_TCK R1813 51 2 1 5% 1/20W MF 201
- TDI and TMS are terminated in CPU.

PCH XDP Signals

These signals do not connect to XDP connector in this architecture, only accessible via Top-Side Probe. Nets are listed here to show XDP associations and to make clear what restrictions exist on PCH GPIOs when Top-Side Probe is used for PCH debug.

PCH/XDP Signals


- XDP_MLB_RAMCFG0
- XDP_USB_EXT_A_OC_L
- XDP_USB_EXT_B_OC_L
- XDP_USB_EXT_C_OC_L
- XDP_USB_EXT_D_OC_L
- XDP_SDCONN_STATE_CHANGE_L
- XDP_MLB_RAMCFG1
- XDP_MLB_RAMCFG2
- XDP_MLB_RAMCFG3


Non-XDP Signals


- XDP_USB_EXT_A_OC_L
- XDP_USB_EXT_B_OC_L
- XDP_USB_EXT_C_OC_L
- XDP_USB_EXT_D_OC_L
- XDP_SDCONN_STATE_CHANGE_L
- XDP_MLB_RAMCFG1
- XDP_MLB_RAMCFG2
- XDP_MLB_RAMCFG3
- XDP_JTAG_ISP_TCK
- XDP_FW_PME_L
- XDP_PCH_SATAPHY_PC
- XDP_PCH_UART_SSD_L_BT_H
- XDP_SSD_PCIE0_SEL_L
- XDP_LPCPLUS_GPIO
- XDP_PCH_GPIO17
- XDP_PCH_USB3PHY_PC
- XDP_JTAG_ISP_TDI

Unused & MLB_RAMCFGx GPIOs have TPs.
USB Overcurrents are aliased, do not cause USB OC# events during PCH debug.
SDCONN_STATE_CHANGE_L is aliased, do not plug/unplug SD Cards during PCH debug.
JTAG_ISP (non-TMS) nets are aliased, do not attempt bit-banged JTAG during PCH debug.
NOTE: Should force PCH GPIO47 high to ensure TBT router powered to avoid leakage/clamping of signals.
SSD_PCIEx_SEL_L straps are connected via 1K to common net.
LPCPLUS_GPIO is aliased, do not attempt use during PCH debug.


CPU JTAG Isolation




SYNC MASTER=J92 DEVMLB		SYNC DATE=09/16/2013	
PAGE TITLE			
CPU/PCH Merged XDP			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	18 OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	16 OF 75
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



www.qdzbwx.com

SYNC MASTER=J92 DEVMLB		SYNC DATE=06/28/2013	
PAGE TITLE			
Chipset Support			
 Apple Inc.		DRAWING NUMBER	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	19 OF 130
		SHEET	17 OF 75



D

C

B

A

D


C


B


A


CPU-Based Margining


NOTE: CPU DAC output step sizes:
DDR3 (1.5V) 7.70mV per step
DDR3L (1.35V) 6.99mV per step
LPDDR3 (1.2V) ?.?mV per step





SYNC MASTER=J92 DEVMLB		SYNC DATE=06/28/2013	
PAGE TITLE			
LPDDR3 VREF MARGINING			
 Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	22 OF 130
		SHEET	19 OF 75




SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
PAGE TITLE			
LPDDR3 DRAM Channel B (0-63)			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
BRANCH			
<BRANCH>			
PAGE			
25 OF 130			
SHEET			
21 OF 75			










www.qdzbwx.com



Mode	DX_EN	M_EN	M_SEL0	M_SEL1	INB	Mission
Empty	0	0	X	X	Hi-Z	Hi-Z
Mojo	1	1	1	1	OUTB1	UART (SMC)
USB (Host)	1	1	1	0	OUTA1	USB (PCH)
USB (Device)	1	1	0	0	OUTA0	USB (HPM)
HPM UART	1	1	0	1	OUTB0	UART (HPM)

Mode	DX_EN	DEBUG_A_EN	DEBUG_B_EN	DEBUG_FLIP_L	SMC_SWD_EN	HPM_SWD_EN	INA	DXDEBUG
Empty	0	0 X	X 0	1 0	X	X	Hi-Z	Hi-Z
No Debug	1	0 X	X 0	1 0	X	X	Hi-Z	Hi-Z
SMC SWD	1	1	X	1	1	X	OUTA1	SWD (SMC)
Mojo	1	1 X	X 1	1 0	0 X	X 0	OUTA0 OUTB0	UART (SMC)
HPM SWD	1	X	1	0	X	1	OUTB1	SWD (HPM)

Mode	RFU_EN_L	DEBUG_A_EN	DEBUG_B_EN	DEBUG_FLIP_L	SMC_SWD_EN	HPM_SWD_EN	INB	RFU
Empty	1	X 0	0 X	1 0	X	X	Hi-Z	Hi-Z
DP	0	X 0	0 X	1 0	X	X	Hi-Z	AUX+/HPD
HPM SWD	0	X	1	1	X	1	OUTB1	SWD (HPM)
Mojo	0	X 1	1 X	1 0	X 0	0 X	OUTB0 OUTA0	UART (SMC)
SMC SWD	0	1	X	0	1	X	OUTA1	SWD (SMC)

SYNC MASTER=J92 DEVMLB

SYNC DATE=07/08/2014

Low Speed MUXing

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE

44 OF 130

SHEET

26 OF 75



D

D

C





C

B

B

A

A



SYNC MASTER=DEV LIO

SYNC DATE=04/30/2014

Host Port Micro

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH_NUM>


REVISION
<E4LABEL>


BRANCH
<BRANCH>


PAGE
46 OF 130


SHEET
28 OF 75

All non-AON signals are open-drain to avoid leakage.
P1_7 in G3H domain for initial detection of G3H power.



SYNC MASTER=DEV MLB		SYNC DATE=04/17/2014	
PAGE TITLE		E85 FLEX CONNECTOR	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	47 OF 130
		SHEET	29 OF 75



SYNC MASTER=J92 DEVMLB		SYNC DATE=03/26/2014	
PAGE TITLE			
Keyboard & Trackpad Conn			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	48 OF 130
		SHEET	30 OF 75

D

C

B


A

D

C


B


A





NOTE:
SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=J92 DEVMLB		SYNC DATE=10/11/2013	
PAGE TITLE			
SMC			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	50 OF 130
		SHEET	31 OF 75







POR VOLTAGE / CURRENT SENSORS : TO BE USED IN PRODUCTION

VP0R: PBUS Voltage Sense Enable & Filter

VD0R: DC-In Voltage Sense Enable & Filter

CHARGER BMON High Side Current Sense

DC-IN (AMON) Current Sense

IC0R : COMPUTING High Side Current Sense

Need to set gains for ULX

EMC1704 Computing High Side Gain Stage

In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800. This will set the minumum current threshold at 0.100mA

VCFR CPU Vcore Voltage Sense / Filter

ACC Voltage Sense

SYNC MASTER=J92 DEVMLB		SYNC DATE=02/07/2014	
Voltage & Current Sensing		DRAWING NUMBER	
Apple Inc.		<SCH_NUM>	
NOTICE OF PROPRIETARY PROPERTY:		<E4LABEL>	
THE INFORMATION CONTAINED HEREIN IS THE		<BRANCH>	
PROPRIETARY PROPERTY OF APPLE INC.		PAGE	
THE POSSESSOR AGREES TO THE FOLLOWING:		54 OF 130	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		35 OF 75	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

[illegible]

VD0R: DC-In Voltage Sense Enable & Filter

Q5410
NTUD3169CZ
SOT-963
N-CHANNEL

Q5411
NTUD3169CZ
SOT-963
P-CHANNEL

DCINVSNS_EN_L

DCIN_S5_VSENSE

SMC_BC_ACOK

PPDCIN_G3H

R5411
100K
1/20W
2012

R5412
137K
1/20W
0805

R5413
27.4K
1/20W
0805

C5414
0.22uF
20V
X5R
0201

PLACE_NEAR=U5000.E2:11MM

PLACE_NEAR=Q7110.2:11MM

PLACE_NEAR=U5000.E1:11MM

PLACE_NEAR=U5000.E1:11MM

Max VOut: 3V at 21V Input

SMC_DCIN_VSENSE

GND_SMC_AVSS

CHARGER BMON High Side Current Sense

PLACE_NEAR=U5000.F2:11MM

R5420
300K

43 CHGR_BMON 1 2 SMC_BMON_ISENSE 31 33

ISL6259 Gain: 36x
Scale: 2.78A / V
Max Vout: 3.3V at 9.167A
EDP Current: 310A

1 20W
HP
201

1 10%
C5420
3300PF

10V 2 X7R-CERM
0201

END CMC MISC

DC-IN (AMON) Current Sense

PLACE_NEAR=US000.FI:11MMH

R5430

43 IN CHGR_AMON 1 45 .3K2 SMC_DCIN_ISENSE 31 33 OUT

1 /20W MF 201

10V

C5430

1 2 2NF 10% X5R-CERM 0201

GND_SMC_AVSS 31 33 35

Sense R is R7120, 20mOhm
ISL6259 Gain: 20x
Max VOut: 1.4V at 8.25A
Scale: 2.5A / V
EDP Current: 3.5A

[illegible]

Need to set gains for ULX	
---------------------------	--

C


In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800.
This will set the minimum current threshold at 0.100mA

B


With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800.
This will set the minimum current threshold at 0.100mA

[illegible]


PAGE MASTER=J92 DEVMLB		SYNC DATE=02/07/2014	
PAGE TITLE			
Voltage & Current Sensing			
	Apple Inc.		DRAWING NUMBER
			<SCH NUM>
			SIZE
		REVISION	D
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		<BRANCH>	
		PAGE	
		54 OF 130	
		SHEET	
		35 OF 75	


POR THERMAL SENSORS : TO BE USED IN PRODUCTION

CPU Proximity, Inlet ,DDR and BMON THR Sensor



NAND Temp Sensor





SPI ROM - Combo BGA Footprint (3 vendors)

Quad-IO Mode (Mode 0 & 3) supported.
SPI Frequency: 50MHz for CPU, 20MHz for SMC.

SPI+SWD SAM Connector

CRITICAL

J6100

DF40PC-12DP-0.4V-51


M-ST-SM

BootROM SPI Bus Series Termination

Sam Card ROM Slave

SPI ROM Slave

PAGE TITLE		SYNC DATE=07/23/2013	
SYNC MASTER=J92 DEVMLB			
SPI+SWD Debug Connector		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	61 OF 130
		SHEET	37 OF 75



SPEAKER CONFIGS

BOM GROUP	BOM OPTIONS
EQ: 2CH	LCHANNEL: 1, RCHANNEL: 3
EQ: 4CH	LCHANNEL: 0, RCHANNEL: 4

SYNC MASTER=J92 DEVMLB

SYNC DATE=09/19/2013

Audio:Left Speaker Amps

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH_NUM>

REVISION
<E4LABEL>


BRANCH
<BRANCH>


PAGE
63 OF 130

SHEET
38 OF 75

Right Speaker Amps

APPLE P/N 353S4265



SYNC MASTER=J92 DEVMLB		SYNC DATE=09/19/2013	
PAGE TITLE			
Audio:Right Speaker Amps			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	64 OF 130
		SHEET	39 OF 75

D

D

C

C

B

B

A





C




A









SYNC MASTER=J92 WILL		SYNC DATE=02/04/2013	
PAGE TITLE			
3.3V G3Hot Regulator			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		<E4LABEL>
	BRANCH		<BRANCH>
PAGE		70 OF 130	
SHEET		42 OF 75	

The schematic diagram illustrates the internal structure of the U7100 IC, which is a Charger PMIC. The IC is shown with its internal blocks and pins, and its connections to various external components are detailed. The components include capacitors (C7100, C7101, C7106, C7107, C7109, C7110, C7111, C7112, C7113, C7114, C7115, C7116, C7117, C7118, C7119, C7120, C7121, C7122, C7123, C7124, C7125, C7126, C7127, C7128, C7129, C7130, C7131, C7132, C7133, C7134, C7135, C7136, C7137, C7138, C7139, C7140, C7141, C7142, C7143, C7144, C7145, C7146, C7147, C7148, C7149, C7150, C7151, C7152, C7153, C7154, C7155, C7156, C7157, C7158, C7159, C7160, C7161, C7162, C7163, C7164, C7165, C7166, C7167, C7168, C7169, C7170, C7171, C7172, C7173, C7174, C7175, C7176, C7177, C7178, C7179, C7180, C7181, C7182, C7183, C7184, C7185, C7186, C7187, C7188, C7189, C7190, C7191, C7192, C7193, C7194, C7195, C7196, C7197, C7198, C7199, C7200, C7201, C7202, C7203, C7204, C7205, C7206, C7207, C7208, C7209, C7210, C7211, C7212, C7213, C7214, C7215, C7216, C7217, C7218, C7219, C7220, C7221, C7222, C7223, C7224, C7225, C7226, C7227, C7228, C7229, C7230, C7231, C7232, C7233, C7234, C7235, C7236, C7237, C7238, C7239, C7240, C7241, C7242, C7243, C7244, C7245, C7246, C7247, C7248, C7249, C7250, C7251, C7252, C7253, C7254, C7255, C7256, C7257, C7258, C7259, C7260, C7261, C7262, C7263, C7264, C7265, C7266, C7267, C7268, C7269, C7270, C7271, C7272, C7273, C7274, C7275, C7276, C7277, C7278, C7279, C7280, C7281, C7282, C7283, C7284, C7285, C7286, C7287, C7288, C7289, C7290, C7291, C7292, C7293, C7294, C7295, C7296, C7297, C7298, C7299, C7300, C7301, C7302, C7303, C7304, C7305, C7306, C7307, C7308, C7309, C7310, C7311, C7312, C7313, C7314, C7315, C7316, C7317, C7318, C7319, C7320, C7321, C7322, C7323, C7324, C7325, C7326, C7327, C7328, C7329, C7330, C7331, C7332, C7333, C7334, C7335, C7336, C7337, C7338, C7339, C7340, C7341, C7342, C7343, C7344, C7345, C7346, C7347, C7348, C7349, C7350, C7351, C7352, C7353, C7354, C7355, C7356, C7357, C7358, C7359, C7360, C7361, C7362, C7363, C7364, C7365, C7366, C7367, C7368, C7369, C7370, C7371, C7372, C7373, C7374, C7375, C7376, C7377, C7378, C7379, C7380, C7381, C7382, C7383, C7384, C7385, C7386, C7387, C7388, C7389, C7390, C7391, C7392, C7393, C7394, C7395, C7396, C7397, C7398, C7399, C7400, C7401, C7402, C7403, C7404, C7405, C7406, C7407, C7408, C7409, C7410, C7411, C7412, C7413, C7414, C7415, C7416, C7417, C7418, C7419, C7420, C7421, C7422, C7423, C7424, C7425, C7426, C7427, C7428, C7429, C7430, C7431, C7432, C7433, C7434, C7435, C7436, C7437, C7438, C7439, C7440, C7441, C7442, C7443, C7444, C7445, C7446, C7447, C7448, C7449, C7450, C7451, C7452, C7453, C7454, C7455, C7456, C7457, C7458, C7459, C7460, C7461, C7462, C7463, C7464, C7465, C7466, C7467, C7468, C7469, C7470, C7471, C7472, C7473, C7474, C7475, C7476, C7477, C7478, C7479, C7480, C7481, C7482, C7483, C7484, C7485, C7486, C7487, C7488, C7489, C7490, C7491, C7492, C7493, C7494, C7495, C7496, C7497, C7498, C7499, C7500, C7501, C7502, C7503, C7504, C7505, C7506, C7507, C7508, C7509, C7510, C7511, C7512, C7513, C7514, C7515, C7516, C7517, C7518, C7519, C7520, C7521, C7522, C7523, C7524, C7525, C7526, C7527, C7528, C7529, C7530, C7531, C7532, C7533, C7534, C7535, C7536, C7537, C7538, C7539, C7540, C7541, C7542, C7543, C7544, C7545, C7546, C7547, C7548, C7549, C7550, C7551, C7552, C7553, C7554, C7555, C7556, C7557, C7558, C7559, C7560, C7561, C7562, C7563, C7564, C7565, C7566, C7567, C7568, C7569, C7570, C7571, C7572, C7573, C7574, C7575, C7576, C7577, C7578, C7579, C7580, C7581, C7582, C7583, C7584, C7585, C7586, C7587, C7588, C7589, C7590, C7591, C7592, C7593, C7594, C7595, C7596, C7597, C7598, C7599, C7600, C7601, C7602, C7603, C7604, C7605, C7606, C7607, C7608, C7609, C7610, C7611, C7612, C7613, C7614, C7615, C7616, C7617, C7618, C7619, C7620, C7621, C7622, C7623, C7624, C7625, C7626, C7627, C7628, C7629, C7630, C7631, C7632, C7633, C7634, C7635, C7636, C7637, C7638, C7639, C7640, C7641, C7642, C7643, C7644, C7645, C7646, C7647, C7648, C7649, C7650, C7651, C7652, C7653, C7654, C7655, C7656, C7657, C7658, C7659, C7660, C7661, C7662, C7663, C7664, C7665, C7666, C7667, C7668, C7669, C7670, C7671, C7672, C7673, C7674, C7675, C7676, C7677, C7678, C7679, C7680, C7681, C7682, C7683, C7684, C7685, C7686, C7687, C7688, C7689, C7690, C7691, C7692, C7693, C7694, C7695, C7696, C7697, C7698, C7699, C7700, C7701, C7702, C7703, C7704, C7705, C7706, C7707, C7708, C7709, C7710, C7711, C7712, C7713, C7714, C7715, C7716, C7717, C7718, C7719, C7720, C7721, C7722, C7723, C7724, C7725, C7726, C7727, C7728, C7729, C7730, C7731, C7732, C7733, C7734, C7735, C7736, C7737, C7738, C7739, C7740, C7741, C7742, C7743, C7744, C7745, C7746, C7747, C7748, C7749, C7750, C7751, C7752, C7753, C7754, C7755, C7756, C7757, C7758, C7759, C7760, C7761, C7762, C7763, C7764, C7765, C7766, C7767, C7768, C7769, C7770, C7

SYNC MASTER=J92 DEVMLB		SYNC DATE=04/04/2014	
PAGE TITLE			
PBus Supply & Battery Charger			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH> PAGE 71 OF 130 SHEET 43 OF 75	


Apple Inc.


DRAWING NUMBER
<SCH_NUM>
REVISION
<E4LABEL>
BRANCH
<BRANCH>
PAGE
71 OF 130
SHEET
43 OF 75



Vout = 1.85V max
27A max load
f = 700kHz

www.qdzbwx.com

SYNC MASTER=DEV MLB		SYNC DATE=04/17/2014	
PAGE TITLE			
CPU VR12.5 VCC Power Stage			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	73 OF 130
		SHEET	45 OF 75
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




TPS650811 (Walrus):

- OTP
- Power-up State Machine
- 32kHz / 24MHz
- RTC Domain
- Coin Cell Charger
- Overtmp V12.6 Interface
- Power Button
- AC/DC Detection
- EC RESET
- Emergency RESET Handler
- V3 Converter (V5Dx_WP)
- V6 Converter (V3.3Dx_SSD)
- V7 Converter (V1.8U)
- V10 Controller (V1.2U)
- V11 LDO (V0.6Dx)
- V12 LDO (2.5V/1.5V)
- Ref Sys
- GPIOs
- ADC
- Power Monitor Unit
- Interrupt Handler
- Battery Detection
- Digital Block
- I2C

V10 (V1.2U VR)

V12 LDO (1.5V)

SYNC MASTER=J92 DEVMLB		SYNC DATE=04/04/2014	
PAGE TITLE		LPDDR3 Supply	
Apple Inc.		REVISION	<SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	74 OF 130
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			46 OF 75



TPS650801 (Dolphin):


- OTP
- I2C
- LED Drivers
- V2 Converter (V5A_DS3)
- V4 Converter (V3.3A_DSW)
- V5 Converter (V3.3Dx)
- V8 Converter (V1.5S - UNUSED)
- V9 Controller (V1.05A)
- 3V LDO
- 5V LDO
- Digital Block
- Ref Sys


SYNC MASTER=J92 DEVMLB		SYNC DATE=04/04/2014	
PAGE TITLE		1.05V S0 Power Supply	
DRAWING NUMBER		<SCH_NUM> D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		76 OF 130	
SHEET		48 OF 75	


Page Notes

Power aliases required by this page:
- =PPVIN_S0_LCDBKLT (6-8.6V LCD Backlight Input)
- =PP5V_S0_BKLTCTRL (5V Backlight Driver Input)
- =PP5V_S0_KBDLED (5V Keyboard Backlight Input)

BOM options provided by this page:
BKLT:ENG - Stuffs 10.2 ohm series R for engineering builds
BKLT:PROD - Stuffs 0 ohm series R for production




SYNC MASTER=J92 DEVMLB		SYNC DATE=10/01/2013	
PAGE TITLE			
LCD Backlight Driver			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		<BRANCH>	
		PAGE	
		77 OF 130	
		SHEET	
		49 OF 75	




SYNC MASTER=J92 DEVMLB		SYNC DATE=04/04/2014	
PAGE TITLE		DRAWING NUMBER	
Misc Power Supplies		<SCH_NUM> D	
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		<E4LABEL>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		<BRANCH>	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		78 OF 130	
IV ALL RIGHTS RESERVED		SHEET	
		50 OF 75	


3.3V SUS Switch




3.3V S4 Switch




1.05V S0 Switch




1.05V PCH PCIe Switch



1.05V PCH SATA Switch




1.05V PCH USB3 Switch




Mobile System Power State Table							
State	SMC_ADAPTER_EN	SMC_PP0Z_ENABLE	SMC_S4_WAKESMC_EN	PM_SUS_EN	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	X	1	1	1	1	1	1
Sleep (S3AC)	1	1	1	1	1	1	0
Sleep (S5)	0	1	1	1	1	1	0
Deep Sleep (S4AC)	1	1	1	0	0	0	0
Deep Sleep (S4)	0	1	1	0	0	0	0
Deep Sleep (S5AC)	1	1	0	0	0	0	0
Deep Sleep (S5)	0	1	0	0	0	0	0
Battery Off (G3B0SAC)	toggle 3Hz	0	0	0	0	0	0
Battery Off (G3B0S)	1	0	0	0	0	0	0


S5 Power Good




LPDDR power down sequencing support




SUS & S4 Enables




S3 Enables




S0 Enables





LCD PANEL INTERFACE (eDP) + Camera (MIPI)



LCD Panel HPD & AUX strapping



SYNC MASTER=J92 DEVMLB		SYNC DATE=09/25/2013	
PAGE TITLE			
eDP Display Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		83	OF 130
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		53	OF 75
IV ALL RIGHTS RESERVED			



D

C

B


A


D


C


B


A



SYNC MASTER=J92 SSD		SYNC DATE=02/11/2014	
PAGE TITLE			
SSD Controller (3 of 4)			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	86 OF 130
		SHEET	56 OF 75







PART	SLG5AP1531V
R (ON)	17 MOHM TYP 20 MOHM MAX
CURRENT	2.5A MAX
DISCHARGE	650HM TYP 850HM MAX

SILEGO GREEN PAK3 FOR POWER SEQUENCING, SR

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
343S00030	1	IC,SLG4AP4547V,PWR RAIL SEQUENCER,STQFN-20	U8990	CRITICAL	


SSD 1.1V Discharge FET


SSD 3.3V Discharge FET

SSD 1.2V/1.8V HOT protection diode

S1X 3.3V Load Switch


BTB DEBUG CONNECTOR

SYNC MASTER=J92 DEVMLB		SYNC DATE=02/12/2014	
PAGE TITLE			
SSD SR, Power, & Debug			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		89 OF 130	
		SHEET	
		59 OF 75	



[illegible]

[illegible]



D

C

B

A

D

C

B

A

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	0.100 MM	0.100 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_AGTL	*	=STANDARD	?

Note: CPU_8MIL and CPU_ITP can be converted back to TABLE_SPACING_RULE once rdar://10308147 is resolved

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE SET
CPU_8MIL	*	*	CPU_8MIL_2AN

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_8MIL_2ANY	*	8 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE SET
CPU_ITP	*	*	CPU_ITP_2ANY

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_ITP_2ANY	*	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SELECTOR
CPU_COMP	CPU_COMP	*	CPU_COMP_2SE
CPU_COMP	*	*	CPU_COMP_2OTH

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?
CPU_COMP_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP_2SELF	*	=4x_DIELECTRIC	?
CPU_COMP_2OTHER	*	=6x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE SET
CPU_VCCSENSE	CPU_VCCSENSE	*	CPU_VCCSENSE_2SE
CPU_VCCSENSE	*	*	CPU_VCCSENSE_20TH

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?
CPU_VCCSENSE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE_2SELF	*	=4x_DIELECTRIC	?
CPU_VCCSENSE_2OTHER	*	=6x_DIELECTRIC	?

PCI-Express Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
CLK_PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

PCIE Clock Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SELECTOR
CLK_PCIE	CLK_PCIE	*	CLK_PCIE_2SEMI
CLK_PCIE	*	*	CLK_PCIE_20TH

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_2SELF	TOP,BOTTOM	=6x_DIELECTRIC	?
CLK_PCIE_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_2SELF	*	=4x_DIELECTRIC	?
CLK_PCIE_2OTHER	*	=6x_DIELECTRIC	?

CPU PCIe Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SHORT
PCIE_CPU_TX	PCIE_CPU_TX	*	PCIE_TX2TX
PCIE_CPU_RX	PCIE_CPU_RX	*	PCIE_RX2RX
PCIE_CPU_TX	*_CPU_TX	*	PCIE_TX2OTHER
PCIE_CPU_RX	*_CPU_RX	*	PCIE_RX2OTHER
PCIE_CPU_TX	*_CPU_RX	*	PCIE_TX2RX
PCIE_CPU_RX	*_CPU_TX	*	PCIE_RX2TX
PCIE_CPU_TX	*_TX	*	PCIE_2OTHERH
PCIE_CPU_RX	*_TX	*	PCIE_2OTHERH
PCIE_CPU_TX	*_RX	*	PCIE_2OTHERH
PCIE_CPU_RX	*_RX	*	PCIE_2OTHERH
PCIE_CPU_TX	*	*	PCIE_2OTHER
PCIE_CPU_RX	*	*	PCIE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_TX2TX	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_RX2RX	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_TX20THERTX	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_RX20THERRX	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_TX2RX	TOP,BOTTOM	=7X_DIELECTRIC	?
PCIE_RX2TX	TOP,BOTTOM	=7X_DIELECTRIC	?
PCIE_20THERHS	TOP,BOTTOM	=6X_DIELECTRIC	?
PCIE_20THER	TOP,BOTTOM	=5X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_TX2TX	*	=2.5x_DIELECTRIC	?
PCIE_RX2RX	*	=2.5x_DIELECTRIC	?
PCIE_TX20THERTX	*	=4x_DIELECTRIC	?
PCIE_RX20THERRX	*	=4x_DIELECTRIC	?
PCIE_TX2RX	*	=6x_DIELECTRIC	?
PCIE_RX2TX	*	=6x_DIELECTRIC	?
PCIE_20THERHS	*	=4x_DIELECTRIC	?
PCIE_20THER	*	=3x_DIELECTRIC	?

PCH PCIe Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SH
PCIE_PCH_TX	PCIE_PCH_TX	*	PCIE_TX2TX
PCIE_PCH_RX	PCIE_PCH_RX	*	PCIE_RX2RX
PCIE_PCH_TX	*_PCH_TX	*	PCIE_TX2OTHER
PCIE_PCH_RX	*_PCH_RX	*	PCIE_RX2OTHER
PCIE_PCH_TX	*_PCH_RX	*	PCIE_TX2RX
PCIE_PCH_RX	*_PCH_TX	*	PCIE_RX2TX
PCIE_PCH_TX	*_TX	*	PCIE_2OTHERH
PCIE_PCH_RX	*_TX	*	PCIE_2OTHERH
PCIE_PCH_TX	*_RX	*	PCIE_2OTHERH
PCIE_PCH_RX	*_RX	*	PCIE_2OTHERH
PCIE_PCH_TX	*	*	PCIE_2OTHER
PCIE_PCH_RX	*	*	PCIE_2OTHER

PCIE_RX20THERRX	*	=4x_DIELECTRIC	?
PCIE_TX2RX	*	=6x_DIELECTRIC	?
PCIE_RX2TX	*	=6x_DIELECTRIC	?
PCIE_20THERHS	*	=4x_DIELECTRIC	?
PCIE_20THER	*	=3x_DIELECTRIC	?

Note: DisplayPort tables are on Page 113

SOURCE: 471984_Chief_River_MS PDG 1.0 and the spacing rule is adjusted per SI team feedback.


CPU Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	CPU_PECI	CPU_45S	CPU_COMP	CPU_PECI
	PM_SYNC	CPU_45S	CPU_AGTL	PM_SYNC
	PM_MEM_PWRGD	CPU_45S	CPU_AGTL	PM_MEM_PWRGD
		CPU_45S	CPU_I TP	XDP DBRESET_L
		CPU_45S	CPU_I TP	XDP_CPU_PRODY_L
		CPU_45S	CPU_I TP	XDP_CPU_FREQ_L
		CPU_27F4S	CPU_COMP	EDP_COMP
		CPU_27F4S	CPU_COMP	CPU_PEG_COMP
	CPU_SM_RCOMP	CPU_27F4S	CPU_COMP	CPU_SM_RCOMP<0>
	CPU_SM_RCOMP	CPU_27F4S	CPU_COMP	CPU_SM_RCOMP<1>
	CPU_SM_RCOMP	CPU_27F4S	CPU_COMP	CPU_SM_RCOMP<2>
	CPU_CFG	CPU_45S	CPU_I TP	CPU_CFG<2..0>
	CPU_CFG3	CPU_45S	CPU_I TP	CPU_CFG<3>
	CPU_CFG	CPU_45S	CPU_I TP	CPU_CFG<19..4>
	CPU_CATERR_I	CPU_45S	CPU_AGTL	CPU_CATERR_L
		CPU_45S	CPU_AGTL	CPU_VCCIO_SEL
	CPU_PROCHOT_I	CPU_45S	CPU_AGTL	CPU_PROCHOT_L
	CPU_PWRGD	CPU_45S	CPU_AGTL	CPU_PWRGD
	PM_THRMTRIP_I	CPU_45S	CPU_BMTL	PM_THRMTRIP_L
	DMI_CLK100M	CLK_PCIE_80D	CLK_PCIE	DMI_CLK100M_CPU_P
	DMI_CLK100M	CLK_PCIE_80D	CLK_PCIE	DMI_CLK100M_CPU_N
	DPLL_REF_CLK120M	CLK_PCIE_80D	CLK_PCIE	DPLL_REF_CLKP
	DPLL_REF_CLK120M	CLK_PCIE_80D	CLK_PCIE	DPLL_REF_CLKN
	ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M_P
	ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITPCPU_CLK100M_N
	ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITXPDP_CLK100M_P
	ITPCPU_CLK100M	CLK_PCIE_80D	CLK_PCIE	ITXPDP_CLK100M_N
	XDP_TDI	CPU_45S	CPU_I TP	XDP_CPU_TDI
	XDP_TDO	CPU_45S	CPU_I TP	XDP_CPU_TDO
	XDP_TMS	CPU_45S	CPU_I TP	XDP_CPU_TMS
	XDP_TCK	CPU_45S	CPU_I TP	XDP_CPU_TCK
	XDP_TRST_I	CPU_45S	CPU_I TP	XDP_CPUPCH_TRST_L
	XDP_BPM_I	CPU_45S	CPU_I TP	XDP_BPM_L<1..0>
		CPU_45S	CPU_I TP	XDP_BPM_L<7..2>
		CPU_45S	CPU_I TP	XDP_OBSDATA_B<3..0>
	(FSB_CPURST_I)	CPU_45S	CPU_I TP	XDP_CPURST_L
	CPU_VCCSENSE	SENSE_I70I_P2MM	CPU_VCCSENSE	CPU_VCCSENSE_P
	CPU_VCCSENSE	SENSE_I70I_P2MM	CPU_VCCSENSE	CPU_VCCSENSE_N
	CPU_VCCIOSENSE	SENSE_I70I_P2MM	CPU_VCCSENSE	CPU_VCCIOSENSE_P
	CPU_VCCIOSENSE	SENSE_I70I_P2MM	CPU_VCCSENSE	CPU_VCCIOSENSE_N
	CPU_AXG_SENSE	SENSE_I70I_P2MM	CPU_VCCSENSE	CPU_AXG_SENSE_P
	CPU_AXG_SENSE	SENSE_I70I_P2MM	CPU_VCCSENSE	CPU_AXG_SENSE_N
	CPU_VALSENSE	CPU_27F4S	CPU_VCCSENSE	CPU_VDDO_SENSE_P
	CPU_VALSENSE	CPU_27F4S	CPU_VCCSENSE	CPU_VDDO_SENSE_N
	CPU_VALSENSE	CPU_27F4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_P
	CPU_VALSENSE	CPU_27F4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_N
	CPU_VALSENSE	CPU_27F4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P
	CPU_VALSENSE	CPU_27F4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N
	CPU_SVIDALERT_I	CPU_45S	CPU_COMP	CPU_VIDALERT_L
	CPU_SVIDSCLK	CPU_45S	CPU_COMP	CPU_VIDSCLK
	CPU_SVIDSOUT	CPU_45S	CPU_COMP	CPU_VIDSOUT
	PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_C_P<3..0>
	PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_C_N<3..0>
		PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_P<3..0>
		PCIE_80D	PCIE_CPU_TX	PCIE_SSD_R2D_N<3..0>
		PCIE_80D	PCIE_CPU_RY	PCIE_SSD_D2R_C_P<3..0>
		PCIE_80D	PCIE_CPU_RY	PCIE_SSD_D2R_C_N<3..0>
	PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RY	PCIE_SSD_D2R_P<3..0>
	PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RY	PCIE_SSD_D2R_N<3..0>
	PCIE_CLK100M_SSD	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_SSD_P
	PCIE_CLK100M_SSD	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_SSD_N

Note: 80ohm constraints are actually 85ohm

PCIe SSD

DP

SYNC MASTER=J92 DEVMLB		SYNC DATE=07/08/2014	
PAGE TITLE			
CPU Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		111 OF 130	
SHEET		66 OF 75	

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ICOMP	*	=4x_DIELECTRIC	?

E85 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
E85_HS_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
E85_LS_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
E85_HS	*	=6x_DIELECTRIC	?
E85_LS	*	=4x_DIELECTRIC	?
E85_CC	*	=4x_DIELECTRIC	?

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

UART Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
UART_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
UART	*	=2x_DIELECTRIC	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.8

USB 3.0 Interface Constraints


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_PCH_TX	USB3_PCH_TX	*	USB3_TX2TX	USB3_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	USB3_PCH_RX	*	USB3_RX2RX	USB3_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_PCH_TX	*	USB3_TX2OTHERTX	USB3_TX2OTHERTX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	*_PCH_RX	*	USB3_RX2OTHERRX	USB3_RX2OTHERRX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_PCH_RX	*	USB3_TX2RX	USB3_TX2RX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_PCH_RX	*_PCH_TX	*	USB3_RX2TX	USB3_RX2TX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_PCH_TX	*_TX	*	USB3_2OTHERHS	USB3_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
USB3_PCH_RX	*_TX	*	USB3_2OTHERHS	USB3_2OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	*	USB3_2OTHERHS				
USB3_PCH_RX	*_RX	*	USB3_2OTHERHS				
USB3_PCH_TX	*	*	USB3_2OTHER				
USB3_PCH_RX	*	*	USB3_2OTHER				

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties

NET TYPE			Notes	
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
	SPT_45S	SPT	TPAD_SPT_MOSI	15 30
	SPT_45S	SPT	TPAD_SPT_MISO	15 30
	SPT_45S	SPT	TPAD_SPT_CLK	15 30
USB_BT	USB_80D	USB	USB_BT_P	14 22
USB_BT	USB_80D	USB	USB_BT_N	14 22
	USB_80D	USB	USB_BT_R_P	22
	USB_80D	USB	USB_BT_R_N	22
USB_BT	USB_80D	USB	USB_BT_CONN_P	
USB_BT	USB_80D	USB	USB_BT_CONN_N	
USB_TPAD	USB_80D	USB	NC_USB_TPADP	14 64
USB_TPAD	USB_80D	USB	NC_USB_TPADN	14 64
USB_HPM	USB_85D	USB	USB_HPM_P	28 29
USB_HPM	USB_85D	USB	USB_HPM_N	28 29
	USB_85D	USB	USB_HPM_R_P	26
	USB_85D	USB	USB_HPM_R_N	26
	USB_80D	USB	USB_EXT_A_P	14 26 64
	USB_80D	USB	USB_EXT_A_N	14 26 64
	USB_85D	USB	USB_EXT_A_F_P	26
	USB_85D	USB	USB_EXT_A_F_N	26
USB3_EXT_A_RX	USB_80D	USB3_PCH_RX	USB3_EXT_A_D2R_P	14 29 64
USB3_EXT_A_RX	USB_80D	USB3_PCH_RX	USB3_EXT_A_D2R_N	14 29 64
	USB_80D	USB3_PCH_RX	USB3_EXT_A_D2R_C_P	
	USB_80D	USB3_PCH_RX	USB3_EXT_A_D2R_C_N	
USB3_EXT_A_TX	USB_80D	USB3_PCH_TX	USB3_EXT_A_R2D_P	29
USB3_EXT_A_TX	USB_80D	USB3_PCH_TX	USB3_EXT_A_R2D_N	29
	USB_80D	USB3_PCH_TX	USB3_EXT_A_R2D_C_P	14 29
	USB_80D	USB3_PCH_TX	USB3_EXT_A_R2D_C_N	14 29
	USB_80D	USB3_PCH_RX	USB3_EXTD_D2R_P	14 27
	USB_80D	USB3_PCH_RX	USB3_EXTD_D2R_N	14 27
	USB_80D	USB3_PCH_TX	USB3_EXTD_R2D_P	27 29
	USB_80D	USB3_PCH_TX	USB3_EXTD_R2D_N	27 29
	USB_80D	USB3_PCH_TX	USB3_EXTD_R2D_C_P	14 29
	USB_80D	USB3_PCH_TX	USB3_EXTD_R2D_C_N	14 29
	UART_45S	UART	SMC_DEBUGPRT_TX_L	26 31 32 64
	UART_45S	UART	SMC_DEBUGPRT_RX_L	26 31 32 64
USB_EXTB	USB_80D	USB	NC_USB_EXTBP	14 64
USB_EXTB	USB_80D	USB	NC_USB_EXTBN	14 64
USB_EXTB	USB_80D	USB	USB2_EXTB_F_P	
USB_EXTB	USB_80D	USB	USB2_EXTB_F_N	
USB3_EXTB_RX	USB_80D	USB3_PCH_RX	NC_USB3_EXTB_D2RP	14 64
USB3_EXTB_RX	USB_80D	USB3_PCH_RX	NC_USB3_EXTB_D2RN	14 64
USB3_EXTB_TX	USB_80D	USB3_PCH_TX	USB3_EXTB_R2D_P	
USB3_EXTB_TX	USB_80D	USB3_PCH_TX	USB3_EXTB_R2D_N	
	USB_80D	USB3_PCH_TX	NC_USB3_EXTB_R2D_CP	14 64
	USB_80D	USB3_PCH_TX	NC_USB3_EXTB_R2D_CN	14 64
USB_EXTC	USB_80D	USB	USB2_EXTC_P	
USB_EXTC	USB_80D	USB	USB2_EXTC_N	
USB_EXTC	USB_80D	USB	USB2_EXTC_F_P	
USB_EXTC	USB_80D	USB	USB2_EXTC_F_N	
USB3_EXTC_RX	USB_80D	USB3_PCH_RX	USB3_EXTC_D2R_P	
USB3_EXTC_RX	USB_80D	USB3_PCH_RX	USB3_EXTC_D2R_N	
USB3_EXTC_TX	USB_80D	USB3_PCH_TX	USB3_EXTC_R2D_P	
USB3_EXTC_TX	USB_80D	USB3_PCH_TX	USB3_EXTC_R2D_N	
	USB_80D	USB3_PCH_TX	USB3_EXTC_R2D_C_P	
	USB_80D	USB3_PCH_TX	USB3_EXTC_R2D_C_N	
USB3_SD_RX	USB_80D	USB3_PCH_RX	USB3RPCIE_SD_D2R_P	
USB3_SD_RX	USB_80D	USB3_PCH_RX	USB3RPCIE_SD_D2R_N	
USB3_SD_TX	USB_80D	USB3_PCH_TX	USB3RPCIE_SD_R2D_C_P	
USB3_SD_TX	USB_80D	USB3_PCH_TX	USB3RPCIE_SD_R2D_C_N	
	USB_80D	USB3_PCH_RX	USB3_SD_D2R_C_P	
	USB_80D	USB3_PCH_RX	USB3_SD_D2R_C_N	
	USB_80D	USB3_PCH_TX	USB3_SD_R2D_P	
	USB_80D	USB3_PCH_TX	USB3_SD_R2D_N	
PCH_USB_BR1AS	PCH_USB_BR1AS		PCH_USB_BR1AS	14
PCH_DIFFCLK_UNUSED	CLK_PCTIE_80D	CLK_PCTIE	PCTIE_CLK100M_PCH_P	
PCH_DIFFCLK_UNUSED	CLK_PCTIE_80D	CLK_PCTIE	PCTIE_CLK100M_PCH_N	
PCH_DIFFCLK_UNUSED	CLK_PCTIE_80D	CLK_PCTIE	PCH_CLK96M_DOT_P	
PCH_DIFFCLK_UNUSED	CLK_PCTIE_80D	CLK_PCTIE	PCH_CLK96M_DOT_N	
PCH_DIFFCLK_UNUSED	CLK_PCTIE_80D	CLK_PCTIE	PCH_CLK100M_SATA_P	
PCH_DIFFCLK_UNUSED	CLK_PCTIE_80D	CLK_PCTIE	PCH_CLK100M_SATA_N	
	CPU_45S	CLK_PCTIE	PCH_CLK14P3M_REFCLK	

Note: 80ohm constraints are actually 85ohm

SYNC MASTER-DEV MLB		SYNC DATE=04/17/2014	
PAGE TITLE			
PCH Constraints		1	
		Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		DRAWING NUMBER	
		<SCH NUM>	
		D	
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		112 OF 130	
		SHEET	
		67 OF 75	

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=3x_DIELECTRIC	?
CLK_LPC	*	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S_R_50S	TOP,BOTTOM	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		
SMB_45S_R_50S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4x_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=4x_DIELECTRIC	?

XDP Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_ITP	*	=2:1_SPACING	?

DisplayPort

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2DP	*	=3x_DIELECTRIC	?
DP_20THERHS	*	=4x_DIELECTRIC	?
DP_20THER	*	=3x_DIELECTRIC	?
DP_AUX	*	=3x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2DP	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
DP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_AUX	TOP,BOTTOM	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_TX	DP_TX	*	DP_2DP
DP_TX	*_TX	*	DP_2OTHERHS
DP_TX	*_RX	*	DP_2OTHERHS
DP_TX	*	*	DP_2OTHER

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
















SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.



















PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		NET TYPE		
		PHYSICAL	SPACING	
	LPC_AD	LPC_45S	LPC	LPC_AD<3..0>
	LPC_FRAME_L	LPC_45S	LPC	LPC_FRAME_L
	LPC_CLK33M	LPC_45S	LPC	LPCPLUS_RESET_L
	LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC
	LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC_R
	LPC_CLK33M	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_LPCPLUS
	LPC_CLK33M	CLK_LPC_45S	CLK_LPC	TP_LPC_CLK24M_LPCPLUS_R
	SMBUS_PCH_CLK	SMB_45S_R_50S	SMB	SMBUS_PCH_CLK
	SMBUS_PCH_DATA	SMB_45S_R_50S	SMB	SMBUS_PCH_DATA
	SMBUS_PCH_0_CLK	SMB_45S_R_50S	SMB	SMB_PCH_0_CLK
	SMBUS_PCH_0_DATA	SMB_45S_R_50S	SMB	SMB_PCH_0_DATA
	SMBUS_SMC_1_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SCL
	SMBUS_SMC_1_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SDA
	HDA_BIT_CLK	HDA_45S	HDA	HDA_BIT_CLK
	HDA_SYNC	HDA_45S	HDA	HDA_BIT_CLK_R
	HDA_RST_L	HDA_45S	HDA	HDA_SYNC
	HDA_SDIN0	HDA_45S	HDA	HDA_SYNC_R
	HDA_SDOUT	HDA_45S	HDA	HDA_RST_R_L
	PM_SUS_CLK	CLK_SLOW_45S	CLK_SLOW	HDA_RST_L
	SPI_CLK	CLK_SLOW_45S	CLK_SLOW	HDA_SDIN0
	SPI_MOSI	SPI_45S	SPI	HDA_SDOUT
	SPI_MISO	SPI_45S	SPI	HDA_SDOUT_R
	SPI_CS0	SPI_45S	SPI	PM_CLK32K_SUSCLK_R
	PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	SMC_CLK32K
	PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	SPI_CLK_R
	PCIE_AP_D2R	PCIE_80D	PCIE_PCH_TX	SPI_CLK
	PCIE_AP_D2R	PCIE_80D	PCIE_PCH_TX	SPI_MOSI_R
	PCIE_AP_D2R	PCIE_80D	PCIE_PCH_TX	SPI_MOSI
	PCIE_AP_D2R	PCIE_80D	PCIE_PCH_TX	SPI_MISO
	PCIE_AP_D2R	PCIE_80D	PCIE_PCH_TX	SPI_CS0_R_L
	PCIE_AP_D2R	PCIE_80D	PCIE_PCH_TX	SPI_CS0_L
	PCIE_AP_D2R	PCIE_80D	PCIE_PCH_TX	SPI_SMC_CLK
	PCIE_AP_D2R	PCIE_80D	PCIE_PCH_TX	SPI_SMC_MOSI
	PCIE_AP_D2R	PCIE_80D	PCIE_PCH_TX	SPI_SMC_MISO
	PCIE_AP_D2R	PCIE_80D	PCIE_PCH_TX	SPI_SMC_CS_L
	PCIE_AP_D2R	PCIE_80D	PCIE_PCH_TX	SPI_MLB_CLK
	PCIE_AP_D2R	PCIE_80D	PCIE_PCH_TX	SPI_MLB_MOSI
	PCIE_AP_D2R	PCIE_80D	PCIE_PCH_TX	SPI_MLB_MISO
	PCIE_AP_D2R	PCIE_80D	PCIE_PCH_TX	SPI_MLB_CS_L
	PCIE_CLK100M_AP	CLK_PCIE_80D	CLK_PCIE	PCIE_AP_R2D_P
	PCIE_CLK100M_AP	CLK_PCIE_80D	CLK_PCIE	PCIE_AP_R2D_N
	PCIE_CLK100M_AP	CLK_PCIE_80D	CLK_PCIE	PCIE_AP_R2D_C_P
	PCIE_CLK100M_AP	CLK_PCIE_80D	CLK_PCIE	PCIE_AP_R2D_C_N
	PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_D2R_P
	PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_D2R_N
	PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_D2R_C_P
	PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_D2R_C_N
	PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_P<3..0>
	PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_N<3..0>
	PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_C_P<3..0>
	PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_C_N<3..0>
	PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_D2R_P<3..0>
	PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_D2R_N<3..0>
	PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_D2R_C_P<3..0>
	PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_D2R_C_N<3..0>
	PCIE_CLK100M_TBT	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_P
	PCIE_CLK100M_TBT	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_N
	XDP_TDI	PCH_45S	PCH_TTP	PCIE_CLK100M_CAMERA_C_P
	XDP_TDO	PCH_45S	PCH_TTP	PCIE_CLK100M_CAMERA_C_N
	XDP_TMS	PCH_45S	PCH_TTP	PCIE_CLK100M_CAMERA_C_P
	XDP_TCK	PCH_45S	PCH_TTP	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_N
	PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CLK100M_CAMERA_C_P
	PCIE_CAM	PCIE_80D</		

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET		NET TYPE		
		PHYSICAL	SPACING	
	<u>SYSCLK_CLK32K_RTC</u>	<u>CLK_SLOW_45S</u>	<u>CLK_SLOW</u>	<u>SYSCLK_CLK32K_RTCX1</u>
	<u>SYSCLK_CLK25M_SB</u>	<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>SYSCLK_CLK25M_CAMERA</u>
		<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>SYSCLK_CLK24M_CAMERA</u>
		<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>CLK25M_CAM_XTALP_R</u>
		<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>CLK25M_CAM_XTALP</u>
		<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>CLK25M_CAM_XTALN</u>
		<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>CLK25M_CAM_CLKN</u>
	<u>SYSCLK_CLK25M_TBT</u>	<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>SYSCLK_CLK25M_TBT</u>
		<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>SYSCLK_CLK25M_TBT_R</u>
	<u>SYSCLK_CLK25M_XTAL</u>	<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>SYSCLK_CLK25M_X1</u>
		<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>SYSCLK_CLK25M_X2</u>
		<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>SYSCLK_CLK25M_X2_R</u>
		<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>SDCLK_CLK25M_X2</u>
		<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>SDCLK_CLK25M_X2_R</u>
		<u>CLK_25M_45S</u>	<u>CLK_25M</u>	<u>SDSCLK_CLK25M_X1</u>

E85 Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
	PHYSICAL	SPACING		
	E85_HS_XBAR_D2R	DP_85D	DP_TX	DP_TBTSNKO_ML_C P<0>
	E85_HS_XBAR_D2R	DP_85D	DP_TX	DP_TBTSNKO_ML_C N<0>
	E85_HS_XBAR_R2D	DP_85D	DP_TX	DP_TBTSNKO_ML_C P<1>
	E85_HS_XBAR_R2D	DP_85D	DP_TX	DP_TBTSNKO_ML_C N<1>
	E85_HS	DP_85D	DP_TX	DP_TBTSNKO_ML_C P<3..2>
	E85_HS	DP_85D	DP_TX	DP_TBTSNKO_ML_C N<3..2>
		DP_85D	DP_TX	DP_E85SNK_ML_P<3..0>
		DP_85D	DP_TX	DP_E85SNK_ML_N<3..0>
		DP_85D	DP_TX	E85_HS_DP_ML0_P
		DP_85D	DP_TX	E85_HS_DP_ML0_N
		DP_85D	DP_TX	E85_HS_DP_ML1_P
		DP_85D	DP_TX	E85_HS_DP_ML1_N
	E85_LS	E85_LS_85D	E85_LS	E85_LS_P<2..1>
	E85_LS	E85_LS_85D	E85_LS	E85_LS_N<2..1>
		E85_LS_85D	E85_LS	E85_LS_MISSION_P
		E85_LS_85D	E85_LS	E85_LS_MISSION_N
			E85_CC	E85_CC1
			E85_CC	E85_CC2

Note: 80ohm constraints are actually 85ohm

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?


NOTE: 25MHz system clocks very sensitive to noise.

D

C

B

A

SYNC MASTER-DEV MLB		SYNC DATE=04/17/2014	
PAGE TITLE			
PCH Constraints 2			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		SIZE D	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I/I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I/IV ALL RIGHTS RESERVED		<BRANCH>	
		PAGE 113 OF 130	
		SHEET 68 OF 75	

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DATA2OTHERMEM	*	=8x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=3x_DIELECTRIC	?
MEM_CMD2CMD	*	=3x_DIELECTRIC	?
MEM_CMD2CTRL	*	=3x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=3x_DIELECTRIC	?
MEM_CLK2CLK	*	=6x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	10000
MEM_2GND	*	=2x_DIELECTRIC	10000
MEM_2OTHER	*	=6x_DIELECTRIC	?

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_70D	MEM_TERM	MEM_70D
MEM_40S	MEM_TERM	MEM_50S

Note: changed MEM_TERM physical rule to MEM_70D from MEM_73D temporarily

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_2OTHER
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_2OTHER
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_2OTHER
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_2OTHER
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_2OTHER
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_2OTHER
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_2OTHER
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_2OTHER
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_2OTHER
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_2OTHER
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_2OTHER
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_2OTHER
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_2OTHER
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_2OTHER
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_2OTHER
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	MEM_*	*	MEM_DATA2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*	MEM_*	*	MEM_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	*	*	MEM_2OTHER
MEM_A_DQS_1	*	*	MEM_2OTHER
MEM_A_DQS_2	*	*	MEM_2OTHER
MEM_A_DQS_3	*	*	MEM_2OTHER
MEM_A_DQS_4	*	*	MEM_2OTHER
MEM_A_DQS_5	*	*	MEM_2OTHER
MEM_A_DQS_6	*	*	MEM_2OTHER
MEM_A_DQS_7	*	*	MEM_2OTHER
MEM_B_DQS_0	*	*	MEM_2OTHER
MEM_B_DQS_1	*	*	MEM_2OTHER
MEM_B_DQS_2	*	*	MEM_2OTHER
MEM_B_DQS_3	*	*	MEM_2OTHER
MEM_B_DQS_4	*	*	MEM_2OTHER
MEM_B_DQS_5	*	*	MEM_2OTHER
MEM_B_DQS_6	*	*	MEM_2OTHER
MEM_B_DQS_7	*	*	MEM_2OTHER

MEM_A_DATA_0	*	*	MEM_2OTHER
MEM_A_DATA_1	*	*	MEM_2OTHER
MEM_A_DATA_2	*	*	MEM_2OTHER
MEM_A_DATA_3	*	*	MEM_2OTHER
MEM_A_DATA_4	*	*	MEM_2OTHER
MEM_A_DATA_5	*	*	MEM_2OTHER
MEM_A_DATA_6	*	*	MEM_2OTHER
MEM_A_DATA_7	*	*	MEM_2OTHER
MEM_B_DATA_0	*	*	MEM_2OTHER
MEM_B_DATA_1	*	*	MEM_2OTHER
MEM_B_DATA_2	*	*	MEM_2OTHER
MEM_B_DATA_3	*	*	MEM_2OTHER
MEM_B_DATA_4	*	*	MEM_2OTHER
MEM_B_DATA_5	*	*	MEM_2OTHER
MEM_B_DATA_6	*	*	MEM_2OTHER
MEM_B_DATA_7	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM

Memory Net Properties


ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM_A_CLK_P<0>
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM_A_CLK_N<0>
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM_A_CLK_P<1>
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM_A_CLK_N<1>
MEM_A_CS0	MEM_40S	MEM_CTRL	MEM_A_CS_L<0>
MEM_A_CS1	MEM_40S	MEM_CTRL	MEM_A_CS_L<1>
MEM_A_ODT	MEM_40S	MEM_CTRL	MEM_A_ODT<0>
MEM_A_CKE0	MEM_40S	MEM_CMD	MEM_A_CKE<1..0>
MEM_A_CKE1	MEM_40S	MEM_CMD	MEM_A_CKE<3..2>
MEM_A_CMD0	MEM_40S	MEM_CMD	MEM_A_CAA<9..0>
MEM_A_CMD1	MEM_40S	MEM_CMD	MEM_A_CAB<9..0>
MEM_A_DO_BYTE0	MEM_40S	MEM_A_DATA_0	MEM_A_DO<7..0>
MEM_A_DO_BYTE1	MEM_40S	MEM_A_DATA_1	MEM_A_DO<15..8>
MEM_A_DO_BYTE2	MEM_40S	MEM_A_DATA_2	MEM_A_DO<23..16>
MEM_A_DO_BYTE3	MEM_40S	MEM_A_DATA_3	MEM_A_DO<31..24>
MEM_A_DO_BYTE4	MEM_40S	MEM_A_DATA_4	MEM_A_DO<39..32>
MEM_A_DO_BYTE5	MEM_40S	MEM_A_DATA_5	MEM_A_DO<47..40>
MEM_A_DO_BYTE6	MEM_40S	MEM_A_DATA_6	MEM_A_DO<55..48>
MEM_A_DO_BYTE7	MEM_40S	MEM_A_DATA_7	MEM_A_DO<63..56>
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM_A_DQS_P<0>
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM_A_DQS_N<0>
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM_A_DQS_P<1>
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM_A_DQS_N<1>
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM_A_DQS_P<2>
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM_A_DQS_N<2>
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM_A_DQS_P<3>
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM_A_DQS_N<3>
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM_A_DQS_P<4>
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM_A_DQS_N<4>
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM_A_DQS_P<5>
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM_A_DQS_N<5>
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM_A_DQS_P<6>
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM_A_DQS_N<6>
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM_A_DQS_P<7>
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM_A_DQS_N<7>
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM_B_CLK_P<0>
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM_B_CLK_N<0>
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM_B_CLK_P<1>
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM_B_CLK_N<1>
MEM_B_CS0	MEM_40S	MEM_CTRL	MEM_B_CS_L<0>
MEM_B_CS1	MEM_40S	MEM_CTRL	MEM_B_CS_L<1>
MEM_B_ODT	MEM_40S	MEM_CTRL	MEM_B_ODT<0>
MEM_B_CKE0	MEM_40S	MEM_CMD	MEM_B_CKE<1..0>
MEM_B_CKE1	MEM_40S	MEM_CMD	MEM_B_CKE<3..2>
MEM_B_CMD0	MEM_40S	MEM_CMD	MEM_B_CAA<9..0>
MEM_B_CMD1	MEM_40S	MEM_CMD	MEM_B_CAB<9..0>
MEM_B_DO_BYTE0	MEM_40S	MEM_B_DATA_0	MEM_B_DO<7..0>
MEM_B_DO_BYTE1	MEM_40S	MEM_B_DATA_1	MEM_B_DO<15..8>
MEM_B_DO_BYTE2	MEM_40S	MEM_B_DATA_2	MEM_B_DO<23..16>
MEM_B_DO_BYTE3	MEM_40S	MEM_B_DATA_3	MEM_B_DO<31..24>
MEM_B_DO_BYTE4	MEM_40S	MEM_B_DATA_4	MEM_B_DO<39..32>
MEM_B_DO_BYTE5	MEM_40S	MEM_B_DATA_5	MEM_B_DO<47..40>
MEM_B_DO_BYTE6	MEM_40S	MEM_B_DATA_6	MEM_B_DO<55..48>
MEM_B_DO_BYTE7	MEM_40S	MEM_B_DATA_7	MEM_B_DO<63..56>
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM_B_DQS_P<0>
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM_B_DQS_N<0>
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM_B_DQS_P<1>
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM_B_DQS_N<1>
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM_B_DQS_P<2>
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM_B_DQS_N<2>
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM_B_DQS_P<3>
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM_B_DQS_N<3>
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM_B_DQS_P<4>
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM_B_DQS_N<4>
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM_B_DQS_P<5>
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM_B_DQS_N<5>
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM_B_DQS_P<6>
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM_B_DQS_N<6>
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM_B_DQS_P<7>
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM_B_DQS_N<7>
		MEM_PWR	PP1V2_S3
		MEM_PWR	PPVREF_S3_MEM_VREFCA
		MEM_PWR	PPVREF_S3_MEM_VREFDO_A
		MEM_PWR	PPVREF_S3_MEM_VREFCA
		MEM_PWR	PPVREF_S3_MEM_VREFDO_B

SYNC MASTER=J92 LS MLB

SYNC DATE=05/07/2013

PAGE TITLE

Memory Constraints

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

114 OF 130

SHEET

69 OF 75

NAND BUS CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
NAND_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
NAND_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
NAND_QOS	*	0.100 MM	?
NAND_IO	*	0.100 MM	?
NAND_CMD	*	0.100 MM	?

NAND :

DQS_P/N MAX LENGTH 3"
IO<7..0> SIGNALS SHOULD MATCH +/- 50MIL FROM DQS_P/N
IO<7..0> AND ASSOCIATED DQS_P/N ROUTE ON SAME LAYER. NO MORE THAN 2 VIA TRANSITIONS.
NCE<7..0>,ALE,CLE SHOULD MATCH +/- 250MIL FROM NWE
DQS_P/N & NRE_P/N SHOULD MATCH +/- 100MIL FROM NWE

NAND NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
1230	ANI0_IO	NAND_45S	NAND_IO	ANI0_IO<7..0>	55
1235	DP_ANI0_DOS	NAND_85D	NAND_DOS	ANI0_DOS_P	55
1240	DP_ANI0_DOS	NAND_85D	NAND_DOS	ANI0_DOS_N	55
1245	DP_ANI0_NRE	NAND_85D	NAND_DOS	ANI0_NRE_P	55
1250	DP_ANI0_NRE	NAND_85D	NAND_DOS	ANI0_NRE_N	55
1255	ANI0_NWE	NAND_45S	NAND_CMD	ANI0_NWE	55
1260	ANI0_NCE	NAND_45S	NAND_CMD	ANI0_NCE<3..0>	55
1265	ANI0_ALE	NAND_45S	NAND_CMD	ANI0_ALE	55
1270	ANI0_CLE	NAND_45S	NAND_CMD	ANI0_CLE	55
1230	ANI1_IO	NAND_45S	NAND_IO	ANI1_IO<7..0>	55
1235	DP_ANI1_DOS	NAND_85D	NAND_DOS	ANI1_DOS_P	55
1240	DP_ANI1_DOS	NAND_85D	NAND_DOS	ANI1_DOS_N	55
1245	DP_ANI1_NRE	NAND_85D	NAND_DOS	ANI1_NRE_P	55
1250	DP_ANI1_NRE	NAND_85D	NAND_DOS	ANI1_NRE_N	55
1255	ANI1_NWE	NAND_45S	NAND_CMD	ANI1_NWE	55
1260	ANI1_NCE	NAND_45S	NAND_CMD	ANI1_NCE<3..0>	55
1265	ANI1_ALE	NAND_45S	NAND_CMD	ANI1_ALE	55
1270	ANI1_CLE	NAND_45S	NAND_CMD	ANI1_CLE	55
1230	ANI2_IO	NAND_45S	NAND_IO	ANI2_IO<7..0>	
1235	DP_ANI2_DOS	NAND_85D	NAND_DOS	ANI2_DOS_P	
1240	DP_ANI2_DOS	NAND_85D	NAND_DOS	ANI2_DOS_N	
1245	DP_ANI2_NRE	NAND_85D	NAND_DOS	ANI2_NRE_P	
1250	DP_ANI2_NRE	NAND_85D	NAND_DOS	ANI2_NRE_N	
1255	ANI2_NWE	NAND_45S	NAND_CMD	ANI2_NWE	
1260	ANI2_NCE	NAND_45S	NAND_CMD	ANI2_NCE<3..0>	
1265	ANI2_ALE	NAND_45S	NAND_CMD	ANI2_ALE	
1270	ANI2_CLE	NAND_45S	NAND_CMD	ANI2_CLE	
1230	ANI3_IO	NAND_45S	NAND_IO	ANI3_IO<7..0>	
1235	DP_ANI3_DOS	NAND_85D	NAND_DOS	ANI3_DOS_P	
1240	DP_ANI3_DOS	NAND_85D	NAND_DOS	ANI3_DOS_N	
1245	DP_ANI3_NRE	NAND_85D	NAND_DOS	ANI3_NRE_P	
1250	DP_ANI3_NRE	NAND_85D	NAND_DOS	ANI3_NRE_N	
1255	ANI3_NWE	NAND_45S	NAND_CMD	ANI3_NWE	
1260	ANI3_NCE	NAND_45S	NAND_CMD	ANI3_NCE<3..0>	
1265	ANI3_ALE	NAND_45S	NAND_CMD	ANI3_ALE	
1270	ANI3_CLE	NAND_45S	NAND_CMD	ANI3_CLE	

NAND NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
H30 AN14_IO	NAND_45S	NAND_IO	AN14_IO<7..0>
H30 DP_AN14_DOS	NAND_85D	NAND_DOS	AN14_DOS_P
H30 DP_AN14_DOS	NAND_85D	NAND_DOS	AN14_DOS_N
H30 DP_AN14_NRE	NAND_85D	NAND_DOS	AN14_NRE_P
H30 DP_AN14_NRE	NAND_85D	NAND_DOS	AN14_NRE_N
H30 AN14_NWE	NAND_45S	NAND_CMD	AN14_NWE
H30 AN14_NCE	NAND_45S	NAND_CMD	AN14_NCE<3..0>
H30 AN14_ALE	NAND_45S	NAND_CMD	AN14_ALE
H30 AN14_CLE	NAND_45S	NAND_CMD	AN14_CLE
H30 AN15_IO	NAND_45S	NAND_IO	AN15_IO<7..0>
H30 DP_AN15_DOS	NAND_85D	NAND_DOS	AN15_DOS_P
H30 DP_AN15_DOS	NAND_85D	NAND_DOS	AN15_DOS_N
H30 DP_AN15_NRE	NAND_85D	NAND_DOS	AN15_NRE_P
H30 DP_AN15_NRE	NAND_85D	NAND_DOS	AN15_NRE_N
H30 AN15_NWE	NAND_45S	NAND_CMD	AN15_NWE
H30 AN15_NCE	NAND_45S	NAND_CMD	AN15_NCE<3..0>
H30 AN15_ALE	NAND_45S	NAND_CMD	AN15_ALE
H30 AN15_CLE	NAND_45S	NAND_CMD	AN15_CLE
H30 AN16_IO	NAND_45S	NAND_IO	AN16_IO<7..0>
H30 DP_AN16_DOS	NAND_85D	NAND_DOS	AN16_DOS_P
H30 DP_AN16_DOS	NAND_85D	NAND_DOS	AN16_DOS_N
H30 DP_AN16_NRE	NAND_85D	NAND_DOS	AN16_NRE_P
H30 DP_AN16_NRE	NAND_85D	NAND_DOS	AN16_NRE_N
H30 AN16_NWE	NAND_45S	NAND_CMD	AN16_NWE
H30 AN16_NCE	NAND_45S	NAND_CMD	AN16_NCE<3..0>
H30 AN16_ALE	NAND_45S	NAND_CMD	AN16_ALE
H30 AN16_CLE	NAND_45S	NAND_CMD	AN16_CLE
H30 AN17_IO	NAND_45S	NAND_IO	AN17_IO<7..0>
H30 DP_AN17_DOS	NAND_85D	NAND_DOS	AN17_DOS_P
H30 DP_AN17_DOS	NAND_85D	NAND_DOS	AN17_DOS_N
H30 DP_AN17_NRE	NAND_85D	NAND_DOS	AN17_NRE_P
H30 DP_AN17_NRE	NAND_85D	NAND_DOS	AN17_NRE_N
H30 AN17_NWE	NAND_45S	NAND_CMD	AN17_NWE
H30 AN17_NCE	NAND_45S	NAND_CMD	AN17_NCE<3..0>
H30 AN17_ALE	NAND_45S	NAND_CMD	AN17_ALE
H30 AN17_CLE	NAND_45S	NAND_CMD	AN17_CLE

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	*	=2x_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2x_DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?
S2_CTRL2CTRL	*	=2x_DIELECTRIC	?
S2_2OTHERMEM	*	=4x_DIELECTRIC	?
S2MEM_2PWR	*	=2x_DIELECTRIC	?
S2MEM_2GND	*	=2x_DIELECTRIC	?
S2MEM_2OTHER	*	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS2OWNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_2OTHERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS2OWNDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS2OWNDATA

Memory to Power Spacing


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT


Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
S2_MEM_CLK	S2_MFM_85D	S2_MEM_CLK	MEM_CAM_CLK_P	24 25
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N	24 25
S2_MEM_CNTRL	S2_MFM_45S	S2_MEM_CTRL	MEM_CAM_CKE	24 25
S2_MEM_CNTRL	S2_MFM_45S	S2_MEM_CTRL	MEM_CAM_CS_L	24 25 64
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CTRL	MEM_CAM_ODT	25
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CTRL	MEM_CAM_CAS_L	24 25
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CTRL	MEM_CAM_RAS_L	24 25
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_WE_L	24 25
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<0>	24 25
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_BA<1>	24 25
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_BA<2>	24 25
S2_MEM_DQS0	S2_MFM_85D	S2_MEM_DQS0	MEM_CAM_DQS_P<0>	24 25
S2_MEM_DQS0	S2_MFM_85D	S2_MEM_DQS0	MEM_CAM_DQS_N<0>	24 25
S2_MEM_DQS1	S2_MFM_85D	S2_MEM_DQS1	MEM_CAM_DQS_P<1>	24 25
S2_MEM_DQS1	S2_MFM_85D	S2_MEM_DQS1	MEM_CAM_DQS_N<1>	24 25
S2_MEM_DATA_0	S2_MFM_45S	S2_MEM_DATA0	MEM_CAM_DM<0>	24 25
S2_MEM_DATA_1	S2_MFM_45S	S2_MEM_DATA1	MEM_CAM_DM<1>	24 25
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_A<14..0>	24 25 64
S2_MEM_DATA_0	S2_MFM_45S	S2_MEM_DATA0	MEM_CAM_DQ<7..0>	24 25
S2_MEM_DATA_1	S2_MFM_45S	S2_MEM_DATA1	MEM_CAM_DQ<15..8>	24 25
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P	24 25
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N	24 25
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P	25 53
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N	25 53
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P	24 25
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N	24 25
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P	25 53
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N	25 53
		S2_MEM_PWR	PP1V35_CAM	24 25
		S2_MEM_PWR	PP0V675_CAM_VREF	24 25
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFCA	25

SYNC MASTER=J92 DEVMLB		SYNC DATE=08/01/2013	
PAGE TITLE			
Camera Constraints			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		<BRANCH>	
PAGE		116 OF 130	
SHEET		71 OF 75	



PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SENSE_1T01_P2MM	*	=1T01_DIFFPAIR	0.200 MM	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SENSE_1T01_P3MM	*	=1T01_DIFFPAIR	0.300 MM	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR
THERM_1T01_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SPKR_DIFFPAIR	*	=1T01_DIFFPAIR	0.400 MM	0.100 MM	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=1:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK_PCIE	*	GND_P2MM
GND	PCIE*	*	GND_P2MM
GND	SATA*	*	GND_P2MM
GND	USB*	*	GND_P2MM
GND	LVDS*	*	GND_P2MM
SB_POWER	CLK_PCIE	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	10000
PWR_P2MM	*	0.20 MM	10000


RF Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
RF_50S	*	=50_OHM_SE_RF	=50_OHM_SE_RF	=50_OHM_SE_RF	=50_OHM_SE_RF	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
RF	*	0.15 MM	?

J92 MLB Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE		
			ISNS_HS_GAIN_P	35 36
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE		
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	ISNS_HS_GAIN_N	35 36
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	ISNS_HS_COMPUTING_N	35
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	ISNS_HS_COMPUTING_P	35
SENSE_DIFFPAIR	THERM_I101_45S	THERM	INLET_THMSNS_D1_P	36
SENSE_DIFFPAIR	THERM_I101_45S	THERM	INLET_THMSNS_D1_N	36
SENSE_DIFFPAIR	SENSE_I101_P3MM	SENSE	ISNS_IV2_S3_P	46
SENSE_DIFFPAIR	SENSE_I101_P3MM	SENSE	ISNS_IV2_S3_N	46
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	ISNS_ICDBKLT_P	49
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	ISNS_ICDBKLT_N	49
SENSE_DIFFPAIR	SENSE_I101_P2MM	SENSE	ISNS_IV05_SUS_P	48
SENSE_DIFFPAIR	SENSE_I101_P2MM	SENSE	ISNS_IV05_SUS_N	48
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	CPUVR_ISNS1_P	45
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	CPUVR_ISNS1_N	45
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	CPUVR_ISNS2_P	45
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	CPUVR_ISNS2_N	45
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	CPUHTMSNS_D2_P	36
SENSE_DIFFPAIR	SENSE_I101_45S	SENSE	CPUHTMSNS_D2_N	36
I101_DIFFPAIR	AUDIO	AUDIO	MAX98300_R_P	
I101_DIFFPAIR	AUDIO	AUDIO	MAX98300_R_N	
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUTE1_P	39 40
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUTE1_N	39 40
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUTE2_P	39 40
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_ROUTE2_N	39 40
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_LOUT1_P	38 40
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_LOUT1_N	38 40
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_LOUT2_P	38 40
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP_LOUT2_N	38 40
		SR_POWER	PP3V3_S5	8 11 13 15 16 17 22 33 37 46 47 51 59 60 75
		SR_POWER	PP3V3_S0	8 11 12 13 15 17 18 23 24 29 32 33 34 55 56 40 46 47 53 60 75
		GND	GND	
RFX0	RF_50S	RF	RF_A_0_DIPLEXER	22
RFX0	RF_50S	RF	RF_A_0_MATCH	22
RFX0	RF_50S	RF	RF_G_0_DIPLEXER	22
RFX0	RF_50S	RF	RF_G_0_MATCH	22
RFX0	RF_50S	RF	RF_0_ANT	22
RFX0	RF_50S	RF	RF_0_ANT_MATCH_T	22
RFX0	RF_50S	RF	RF_A_1_DIPLEXER	22
RFX0	RF_50S	RF	RF_A_1_MATCH	22
RFX0	RF_50S	RF	RF_G_1_DIPLEXER	22
RFX0	RF_50S	RF	RF_G_1_MATCH	22
RFX0	RF_50S	RF	RF_1_ANT	22
RFX0	RF_50S	RF	RF_1_ANT_MATCH_T	22
DP_EXT_ML	DP_80D	DP_TX	DP_EXT_ML_P<1..0>	
DP_EXT_ML	DP_80D	DP_TX	DP_EXT_ML_N<1..0>	
DP_80D	DP_80D	DP_TX	DP_EXT_ML_C_P<1..0>	
DP_80D	DP_80D	DP_TX	DP_EXT_ML_C_N<1..0>	
USB_EXTA	USB_80D	USB	DPRUSB_EXTA_P	
USB_EXTA	USB_80D	USB	DPRUSB_EXTA_N	
USB3_EXTA_RX	USB_80D	USB3_PCH_RX	DPRUSB3_EXTA_D2R_P	
USB3_EXTA_RX	USB_80D	USB3_PCH_RX	DPRUSB3_EXTA_D2R_N	
USB3_EXTA_TX	USB_80D	USB3_PCH_TX	DPRUSB3_EXTA_R2D_P	
USB3_EXTA_TX	USB_80D	USB3_PCH_TX	DPRUSB3_EXTA_R2D_N	

SYNC MASTER=J92 DEVMLB		SYNC DATE=04/08/2014	
PAGE TITLE			
Project Specific Constraints			
		DRAWING NUMBER	SIZE
Apple Inc.		<SCH NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	118 OF 130
		SHEET	73 OF 75

Change List:

```
<radar://component/XXXXXX> J92 HW EE SCHEMATIC | PROTO 0
```

Kismet:

[<afp://kismet.apple.com/Kismet-Projects/J92/>](http://kismet.apple.com/Kismet-Projects/J92/)

Useful Wiki Links:

Schematic Conventions - <<https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions>>

Schematic Design Wiki - <https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design>

MobileMac HW Radar:

<radar://component/497591>	MobileMac	HW	Task
<radar://component/497587>	MobileMac	HW	Schematic
<radar://component/497585>	MobileMac	HW	New Bugs
<radar://component/497588>	MobileMac	HW	Layout
<radar://component/497590>	MobileMac	HW	Investigation
<radar://component/497589>	MobileMac	HW	Architecture

Other Info:

Page Allocations - <radar:11791318> 2012 Schematic Page Allocations

